Delay Constraints and Admission Control in ATM networks

This article first reviews the architecture of a typical ATM switch and considers the problem of handling both continuous bit oriented and bursty traffic with low loss and delay requirements. We examine a buffer architecture that is capable of handling both delay sensitive and loss sensitive traffic, and present a scheme to allocate network resources, i.e. bandwidth and buffer space, to individual circuits to ensure acceptable delay and loss performance.